beautypg.com

AMD Geode SC3200 User Manual

Page 31

background image

AMD Geode™ SC3200 Processor Data Book

31

Signal Definitions

32581C

C15

V

SS

GND

---

---

---

C16

AV

SSPLL2

GND

---

---

---

C17

5,2

SLCT

I

IN

T

V

IO

PMR[23]

3

= 0 and

(PMR[27] = 0 and
FPCI_MON = 0)

TFTD15

O

O

1/4

PMR[23]

3

= 1 and

(PMR[27] = 0 and
FPCI_MON = 0)

F_C/BE3#

O

O

1/4

PMR[23]

3

= 0 and

(PMR[27] = 1 or
FPCI_MON = 1)

C18

PD4

I/O

IN

T

,

O

14/14

V

IO

PMR[23]

3

= 0 and

(PMR[27] = 0 and
FPCI_MON = 0)

TFTD10

O

O

1/4

PMR[23]

3

= 1 and

(PMR[27] = 0 and
FPCI_MON = 0)

F_AD4

O

O

14/14

PMR[23]

3

= 0 and

(PMR[27] = 1 or
FPCI_MON = 1)

C19

5,2

PD5

I/O

IN

T

,

O

14/14

V

IO

PMR[23]

3

= 0 and

(PMR[27] = 0 and
FPCI_MON = 0)

TFTD11

O

O

1/4

PMR[23]

3

= 1 and

(PMR[27] = 0 and
FPCI_MON = 0)

F_AD5

O

O

14/14

PMR[23]

3

= 0 and

(PMR[27] = 1 or
FPCI_MON = 1)

C20

5,2

PD3

I/O

IN

T

,

O

14/14

V

IO

PMR[23]

3

= 0 and

(PMR[27] = 0 and
FPCI_MON = 0)

TFTD9

O

O

1/4

PMR[23]

3

= 1 and

(PMR[27] = 0 and
FPCI_MON = 0)

F_AD3

O

O

14/14

PMR[23]

3

= 0 and

(PMR[27] = 1 or
FPCI_MON = 1)

C21

5,2

PD0

I/O

IN

T

,

O

14/14

V

IO

PMR[23]

3

= 0 and

(PMR[27] = 0 and
FPCI_MON = 0)

TFTD6

O

O

1/4

PMR[23]

3

= 1 and

(PMR[27] = 0 and
FPCI_MON = 0)

F_AD0

O

O

14/14

PMR[23]

3

= 0 and

(PMR[27] = 1 or
FPCI_MON = 1)

C22

V

IO

PWR

---

---

---

C23

NC

---

---

---

---

C24

NC

---

---

---

---

C25

V

IO

PWR

---

---

---

C26

INTB#

I

(PU

22.5

)

IN

PCI

V

IO

---

C27

AV

SSUSB

GND

---

---

---

Ball
No.

Signal Name

I/O

(PU/PD)

Buffer

1

Type

Power

Rail

Configuration

C28

GPIO9

I/O

(PU

22.5

)

IN

TS

,

O

1/4

V

IO

PMR[18] = 0 and
PMR[8] = 0

DCD2#

I

(PU

22.5

)

IN

TS

PMR[18] = 1 and
PMR[8] = 0

IDE_IOW1#

O

(PU

22.5

)

O

1/4

PMR[18] = 0 and
PMR[8] = 1

SDTEST2 O

(PU

22.5

)

O

2/5

PMR[18] = 1 and
PMR[8] = 1

C29

V

IO

PWR

---

---

---

C30

GPIO7

I/O

(PU

22.5

)

IN

TS

,

O

1/4

V

IO

PMR[17] = 0 and
PMR[8] = 0

RTS2#

O

(PU

22.5

)

O

1/4

PMR[17] = 1 and
PMR[8] = 0

IDE_DACK1#

O

(PU

22.5

)

O

1/4

PMR[17] = 0 and
PMR[8] = 1

SDTEST0 O

(PU

22.5

)

O

2/5

PMR[17] = 1 and
PMR[8] = 1

C31

GPIO8

I/O

(PU

22.5

)

IN

TS

,

O

8/8

V

IO

PMR[17] = 0 and
PMR[8] = 0

CTS2#

I

(PU

22.5

)

IN

TS

PMR[17] = 1 and
PMR[8] = 0

IDE_DREQ1

I

(PU

22.5

)

IN

TS1

PMR[17] = 0 and
PMR[8] = 1

SDTEST4 O

(PU

22.5

)

O

2/5

PMR[17] = 1 and
PMR[8] = 1

D1

AD21

I/O

IN

PCI

,

O

PCI

V

IO

Cycle Multiplexed

A21

O

O

PCI

D2

AD22

I/O

IN

PCI

,

O

PCI

V

IO

Cycle Multiplexed

A22

O

O

PCI

D3

AD20

I/O

IN

PCI

,

O

PCI

V

IO

Cycle Multiplexed

A20

O

O

PCI

D4

AD27

I/O

IN

PCI

,

O

PCI

V

IO

Cycle Multiplexed

D3

I/O

IN

PCI

,

O

PCI

D5

AD31

I/O

IN

PCI

,

O

PCI

V

IO

Cycle Multiplexed

D7

I/O

IN

PCI

,

O

PCI

D6

PCICLK1

O

O

PCI

V

IO

---

LPC_ROM

I

(PD

100

)

IN

STRP

Strap (See Table 3-
4 on page 44.
)

D7

V

SS

GND

---

---

---

D8

FRAME#

I/O

(PU

22.5

)

IN

PCI

,

O

PCI

V

IO

---

D9

IOR#

O

O

3/5

V

IO

PMR[21] = 0 and
PMR[2] = 0

DOCR#

O

O

3/5

PMR[21] = 0 and
PMR[2] = 1

GPIO14

I/O

(PU

22.5

)

IN

TS

,

O

3/5

PMR[21] = 1 and
PMR[2] = 1

Ball
No.

Signal Name

I/O

(PU/PD)

Buffer

1

Type

Power

Rail

Configuration

Table 3-2. BGU481 Ball Assignment - Sorted by Ball Number (Continued)