Texas Instruments TMS320DM357 User Manual
Page 77
www.ti.com
Registers
Table 16. Universal Serial Bus (USB) Registers (continued)
Offset
Acronym
Register Description
Section
1DCh
TCPPICOMPPTR
Transmit CPPI Completion Pointer
1E0h
RCPPIDMASTATEW0
Receive CPPI DMA State Word 0
1E4h
RCPPIDMASTATEW1
Receive CPPI DMA State Word 1
1E8h
RCPPIDMASTATEW2
Receive CPPI DMA State Word 2
1ECh
RCPPIDMASTATEW3
Receive CPPI DMA State Word 3
1F0h
RCPPIDMASTATEW4
Receive CPPI DMA State Word 4
1F4h
RCPPIDMASTATEW5
Receive CPPI DMA State Word 5
1F8h
RCPPIDMASTATEW6
Receive CPPI DMA State Word 6
1FCh
RCPPICOMPPTR
Receive CPPI Completion Pointer
Common USB Registers
400h
FADDR
Function Address Register
401h
POWER
Power Management Register
402h
INTRTX
Interrupt Register for Endpoint 0 and for Transmit
Endpoints 1 to 4
404h
INTRRX
Interrupt Register for Receive Endpoints 1 to 4
406h
INTRTXE
Interrupt enable register for INTRTX
408h
INTRRXE
Interrupt Enable Register for INTRRX
40Ah
INTRUSB
Interrupt Register for Common USB Interrupts
40Bh
INTRUSBE
Interrupt Enable Register for INTRUSB
40Ch
FRAME
Frame Number Register
40Eh
INDEX
Index Register for Selecting the Endpoint Status and Control
Registers
40Fh
TESTMODE
Register to Enable the USB 2.0 Test Modes
Indexed Registers (These registers operate on the endpoint selected by the INDEX register)
410h
TXMAXP
Maximum Packet Size for Peripheral/Host Transmit Endpoint
(Index register set to select Endpoints 1-4)
412h
PERI_CSR0
Control Status Register for Endpoint 0 in Peripheral Mode.
(Index register set to select Endpoint 0)
HOST_CSR0
Control Status Register for Endpoint 0 in Host Mode
(Index register set to select Endpoint 0)
PERI_TXCSR
Control Status Register for Peripheral Transmit Endpoint.
(Index register set to select Endpoints 1-4)
HOST_TXCSR
Control Status Register for Host Transmit Endpoint
(Index register set to select Endpoints 1-4)
414h
RXMAXP
Maximum Packet Size for Peripheral/Host Receive Endpoint
(Index register set to select Endpoints 1-4)
416h
PERI_RXCSR
Control Status Register for Peripheral Receive Endpoint.
(Index register set to select Endpoints 1-4)
HOST_RXCSR
Control Status Register for Host Receive Endpoint
(Index register set to select Endpoints 1-4)
418h
COUNT0
Number of Received Bytes in Endpoint 0 FIFO
(Index register set to select Endpoint 0)
RXCOUNT
Number of Bytes in Host Receive Endpoint FIFO
(Index register set to select Endpoints 1- 4)
41Ah
HOST_TYPE0
Defines the speed of Endpoint 0
HOST_TXTYPE
Sets the operating speed, transaction protocol and peripheral
endpoint number for the host Transmit endpoint.
(Index register set to select Endpoints 1-4)
SPRUGH3 – November 2008
Universal Serial Bus (USB) Controller
77