Chip drawings 4-13 – Avago Technologies LSI53C320 User Manual
Page 55

Chip Drawings
4-13
Version 2.2
Copyright © 2003 by LSI Logic Corporation. All rights reserved.
Figure 4.6
LSI53C320 272-Ball BGA Top View (Cont.)
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
B_SD12-
B_SD13+
B_SD15-
B_SDP1+
B_SD1-
B_SD2+
B_SD4-
B_SD4+
B_SD6+
VSS
CORE
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B_SD13-
B_SD14-
B_SD15+
B_SD0-
B_SD1+
B_SD3-
B_SD5+
B_SD6-
VDD
CORE
B_SD7-
C11
C12
C13
C14
C15
C16
C17
C18
C19
C20
B_SD12+
B_SD14+
B_SDP1-
B_SD0+
B_SD2-
B_SD3+
B_SD5-
NC
B_SD7+
B_SDP0-
D11
D12
D13
D14
D15
D16
D17
D18
D19
D20
VDD
SCSI
NC
VSS
SCSI
NC
VDD
SCSI
NC
VSS
SCSI
B_RBIAS
B_SDP0+
B_SATN+
E17
E18
E19
E20
NC
B_SATN-
B_SBSY-
B_SACK-
F17
F18
F19
F20
VDD
SCSI
B_SBSY+
B_SACK+
B_SRST+
G17
G18
G19
G20
NC
B_SRST-
B_SMSG-
B_SMSG+
H17
H18
H19
H20
VSS
SCSI
B_SSEL-
B_SSEL+
B_SCD-
J11
J12
J17
J18
J19
J20
VSS
SCSI
VSS
SCSI
NC
B_SCD+
B_SREQ-
B_SREQ+
K11
K12
K17
K18
K19
K20
VSS
SCSI
VSS
SCSI
VDD
CORE
B_SIO-
B_SIO+
VSS
CORE
L11
L12
L17
L18
L19
L20
VSS
SCSI
VSS
SCSI
VDD
SCSI
B_SD8+
B_SD9-
B_SD8-
M11
M12
M17
M18
M19
M20
VSS
SCSI
VSS
SCSI
NC
B_SD10+
B_SD10-
B_SD9+
N17
N18
N19
N20
VSS
SCSI
NC
B_SD11+
B_SD11-
P17
P18
P19
P20
NC
NC
NC
NC
R17
R18
R19
R20
VDD
SCSI
NC
NC
NC
T17
T18
T19
T20
NC
NC
NC
NC
U11
U12
U13
U14
U15
U16
U17
U18
U19
U20
VDD
CORE
NC
VSS
SCSI
NC
VDD
SCSI
NC
VSS
SCSI
NC
NC
NC
V11
V12
V13
V14
V15
V16
V17
V18
V19
V20
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
W11
W12
W13
W14
W15
W16
W17
W18
W19
W20
NC
NC
NC
NC
NC
NC
NC
NC
VDD
CORE
NC
Y11
Y12
Y13
Y14
Y15
Y16
Y17
Y18
Y19
Y20
VSS
CORE
NC
NC
NC
NC
NC
NC
NC
NC
VSS
CORE