beautypg.com

Counters/timers– adac/5501mf and adac/5502mf, Adac/5503hr and adac/5504hr – Measurement Computing ADAC/5500 Series User Manual

Page 52

background image

6.2.5

Counters/Timers– ADAC/5501MF and ADAC/5502MF

Number:

2 Counters / 2 Timers

Counter 0

Shared with ADCLKIN terminal

Counter 1

Shared with DACLKIN terminal

Counter 0/1Input Delay:

- 100ns uncertainty

Counter 0/1 Maximum Count

65536

Counter 0/1 Maximum Input Freq.

900Khz

Timer 0

Shared with ADTGOUT terminal

Timer 1

Shared with ADCLKOUT terminal

Timer 0/1 Output Rate

7.6Htz to 500Khz 50 % Duty Cycle Square Wave

Counter Input Levels:

5 V CMOS/TTL with 4.7 K ohm pull-up resistor

High Level Input Voltage:

2 V min.

Low Level Input Voltage:

0.8 V max.

Timer Output Levels:

5 V CMOS/TTL with 4.7 K ohm pull-up resistor

High Level Output Voltage:

2.4 V

Low Level Output Voltage:

0.5 V

Maximum Output Current:

Low: 24 mA (sinking)
High: 24 mA (sourcing)

6.2.6

Physical & Environmental – ADAC/5501MF and ADAC/5502MF

Size:

4.2" (10.6cm) H x 5.57" (14.1cm) L

Connector:

68 pin standard "SCSI Type III" female connector brought
to outside of PC.

Temp. Range of Operation:

0 °C – 55 °C

CE Conformity:

EN 55022 Class B
EN50082-1
IEC801-2
IEC801-3
IEC801-4

6.3 ADAC/5503HR

AND ADAC/5504HR

Function:

High speed, 16 channel multiplexed 16 Bit analog to digital
converter with programmable gain, two optional digital to
analog converters, and 16 + 32 digital I/O lines for PC
compatibles.

Bus Interface:

The ADAC/5503 and ADAC/5504HR plug into the PCI bus,
and comply with the industry standard "PCI Local Bus
Specification Revision 2.0" and higher.

Board Configuration:

The ADAC/5503 and ADAC/5504HR are completely software
configurable: The host PC sets all Bus-related selections, all
data acquisition-related configuration is done by the user via
the ADAC PCI Software Utility.

Calibration:

The ADAC/5503 and ADAC/5504HR are digitally calibrated.

ADAC Series

908196

-47-

ADAC/5500 Series User’s Manual