Control & user settings, User leds, Dip switch bank board & user settings – Altera Cyclone II EP2C35 PCI Development Board User Manual
Page 47: Control & user settings –13

Altera Corporation
Core Version 4.0.0
4–13
May 2005
Cyclone II EP2C35 PCI Development Board Reference Manual
Pin-Outs & Signal Specifications
Control &
User Settings
This section describes pin-outs and signal specifications for:
■
User LEDs
■
DIP switch bank board & user settings
■
Push-button switches
User LEDs
The Cyclone II device directly drives signals USER_LED0 through
USER_LED7
. See
Table 4–10
. To illuminate the LED, set the control signal
to logic 0.
DIP Switch Bank Board & User Settings
Table 4–11
lists the DIP switch bank (S4) board settings and the
corresponding board references, signal names, and destinations.
Table 4–10. User LED Connections
Label
Reference Designator
Cyclone II Pin (U9)
0
D8
J22
1
D7
K19
2
D6
K21
3
D5
M21
4
D4
L23
5
D3
L19
6
D2
K24
7
D1
T21
Table 4–11. DIP Switch Bank Board Settings
Board
Reference
DIP Switch Bank
Board Settings
Signal Destination
PCI SPD
Switch S4 Position 3
PCI_M66EN
PCI Connector
J13.B49
PCI Mode
Switch S4 Position 1
PCI_XCAP
PCI Connector
J13.B38
PCI XSPD
Switch S4 Position 2
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)