Rs-232 serial interface, Configuration, Jtag header – Altera Cyclone II EP2C35 PCI Development Board User Manual
Page 45: Configuration –11
Altera Corporation
Core Version 4.0.0
4–11
May 2005
Cyclone II EP2C35 PCI Development Board Reference Manual
Pin-Outs & Signal Specifications
RS-232 Serial Interface
shows the RS-232 serial interface signal and pin connections as
well as the level converters.
Configuration
This section describes signal specifications for the following:
■
JTAG header
■
Active Serial (AS) interface
■
EPCS64 serial Flash interface
JTAG Header
Table 4–7
shows the JTAG header signal and pin connections.
Table 4–6. RS-232 Serial Interface Signal & Pin Connections
Connector
Signal
Connector Pin
Level Converter A Level Converter B
Cyclone II
Pin (U9)
Cyclone II Signal
DB9_TXD
J12.2
U12.14
U12.11
F24
RS232_TXD
DB9_RXD
J12.3
U12.13
U12.12
G24
RS232_RXD
DB9_RTS
J12.7
U12.8
U12.9
H21
RS232_RTS
DB9_CTS
J12.8
U12.7
U12.10
G25
RS232_CTS
Table 4–7. JTAG Header Connections
JTAG Signal
JTAG Header (J8)
Cyclone II Pin (U9)
JTAG_TCK
1
M6
JTAG_TDO
3
M7
JTAG_TDI
9
M8
JTAG_TMS
5
L8
GND
2, 10
-
3.3V
4, 6
-
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)