As interface header, Epcs64 serial flash interface – Altera Cyclone II EP2C35 PCI Development Board User Manual
Page 46
4–12
Core Version 4.0.0
Altera Corporation
Cyclone II EP2C35 PCI Development Board Reference Manual
May 2005
Configuration
AS Interface Header
Table 4–8
shows the AS interface header connections.
EPCS64 Serial Flash Interface
Table 4–9
shows the EPCS64 serial flash interface signal and pin
connections for both the user-programmable and preloaded,
factory-programmed serial flash devices.
Table 4–8. AS Interface Header Connections
AS Signal
AS Connector (J8)
CONF_DCLK
1
CONF_DONE
3
CONF_CONFIGn
5
CONF_DATA0
7
CONF_ASD0
9
CONF_CEn
6
CONF_CS0n
8
GND
2, 10
3.3V
4
Table 4–9. EPCS64 Serial Flash Interface Connections
EPCS64 Serial
Flash Signal
User-
Programmable
EPCS64 Device
(U7)
Factory-
Programmed
EPCS64 Device
(U19)
Cyclone II Pin
(U9)
CONF_DCLK
16
16
N6
CONF_DATA0
8
8
N3
CONF_ASD0
15
15
E3
CONF_CS0n
–
–
D3
CONF_USER_CS0n
7
–
G18
CONF_SAFE_CS0n
–
7
G17
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)