Altera Cyclone II EP2C35 PCI Development Board User Manual
Page 37
![background image](https://www.manualsdir.com/files/763814/content/doc037.png)
Altera Corporation
Core Version 4.0.0
4–3
May 2005
Cyclone II EP2C35 PCI Development Board Reference Manual
Pin-Outs & Signal Specifications
PCI_AD12
B47
W24
LPCI_AD12
PCI_AD13
A46
W25
LPCI_AD13
PCI_AD14
B45
Y21
LPCI_AD14
PCI_AD15
A44
Y23
LPCI_AD15
PCI_AD16
A32
Y24
LPCI_AD16
PCI_AD17
B32
Y25
LPCI_AD17
PCI_AD18
B30
Y26
LPCI_AD18
PCI_AD19
B30
AA23
LPCI_AD19
PCI_AD20
A29
AA24
LPCI_AD20
PCI_AD21
B29
AA25
LPCI_AD21
PCI_AD22
A28
AA26
LPCI_AD22
PCI_AD23
B27
AB23
LPCI_AD23
PCI_AD24
A25
AB24
LPCI_AD24
PCI_AD25
B24
AB25
LPCI_AD25
PCI_AD26
A23
AB26
LPCI_AD26
PCI_AD27
B23
AC23
LPCI_AD27
PCI_AD28
A22
AC25
LPCI_AD28
PCI_AD29
B21
AC26
LPCI_AD29
PCI_AD30
A20
AD24
LPCI_AD30
PCI_AD31
B20
AD25
LPCI_AD31
PCI_AD32
A91
B24
LPCI_AD32
PCI_AD33
B90
B25
LPCI_AD33
PCI_AD34
A89
C24
LPCI_AD34
PCI_AD35
B89
C25
LPCI_AD35
PCI_AD36
A88
D23
LPCI_AD36
PCI_AD37
B87
D25
LPCI_AD37
PCI_AD38
A86
D26
LPCI_AD38
PCI_AD39
B86
E22
LPCI_AD39
PCI_AD40
A85
E23
LPCI_AD40
PCI_AD41
B84
E24
LPCI_AD41
PCI_AD42
A83
E25
LPCI_AD42
PCI_AD43
B83
E26
LPCI_AD43
PCI_AD44
A82
F23
LPCI_AD44
Table 4–1. PCI Signals & Connections (Part 3 of 4)
PCI Signal
PCI Connector
(J13)
Cyclone II Pin
(U9)
Local Signal
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)