Altera Cyclone II EP2C35 PCI Development Board User Manual
Page 44
4–10
Core Version 4.0.0
Altera Corporation
Cyclone II EP2C35 PCI Development Board Reference Manual
May 2005
I/O & Serial I/O
LAN_D19
–
U3.63
R4
LAN_D20
–
U3.61
R5
LAN_D21
–
U3.60
R6
LAN_D22
–
U3.59
R7
LAN_D23
–
U3.58
T2
LAN_D24
–
U3.56
T3
LAN_D25
–
U3.55
T4
LAN_D26
–
U3.54
T6
LAN_D27
–
U3.53
T7
LAN_D28
–
U3.51
U1
LAN_D29
–
U3.50
U2
LAN_D30
–
U3.49
U3
LAN_D31
–
U3.48
U4
LAN_RESET
–
U3.30
V2
LAN_ADSn
–
U3.37
W4
LAN_CLK
–
U3.42
AA7
LAN_IOCHRDY
–
U3.38
Y22
LAN_RDYRTNn
–
U3.46
T23
LAN_SRDYn
–
U3.43
N26
LAN_INRTQ0
–
U3.29
V3
LAN_LDEVn
–
U3.45
P1
LAN_IORn
–
U3.31
V5
LAN_IOWn
–
U3.32
V6
LAN_DATACSn
–
U3.34
H24
LAN_CYCLEn
–
U3.35
J5
LAN_W_Rn
–
U3.36
F6
LAN_VLBUSn
–
U3.40
E5
LAN_LOOPBACK
–
U3.21
W2
Table 4–5. 10/100 Ethernet Interface Signal Connections (Part 3 of 3)
Ethernet Signal
Connector
Pin (RJ1)
MAC/PHY Pin (U3)
Cyclone II
Pin (U9)
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)