Runtime communication, The tcl script – Altera Virtual JTAG IP Core User Manual
Page 39
Figure 19: Read Side Logic for DCFIFO Design Example
IR Decode/State
Decode Logic
IR_register
State
Information
TDO
TDO
Write_req
Data[7:0]
Write_clock
Read_req
Read_clock
Q[7:0]
Rd_empty
Data_out
VJI Instance
Virtual DR
(Push_out)
SignalTap II
Embedded Logic
Analyzer
Runtime Communication
The Tcl script,
dc_fifo_vji.tcl
, contains three procedures, each corresponding to one of the virtual JTAG
instructions. The table below describes each of the procedures.
Table 17: Run-Time Communication Tcl Procedures
Description
Procedure
IR shift the PUSH instruction, followed by a DR shift of the value
argument. Value must be an integer less than 256.
push [value]
IR shift the POP instruction, followed by a DR shift of 8 bits.
pop
IR shift the FLUSH instruction.
flushfifo
The figure below shows runtime execution of eight values pushed into the DCFIFO and a
flushfifo
command, and a SignalTap II Logic Analyzer capture triggering on a flush operation.
Altera Corporation
Virtual JTAG Megafunction (sld_virtual_jtag)
39
Runtime Communication
UG-SLDVRTL
2014.03.19
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)