beautypg.com

Altera Virtual JTAG IP Core User Manual

Page 12

background image

Table 5: Low-Level Virtual JTAG State Signals

Comments

Description

Required

Port Name

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Test_Logic_
Reset state.

No

jtag_state_tlr

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Run_Test/
Idle state.

No

jtag_state_rti

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Select_DR_
Scan state.

No

jtag_state_sdrs

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Capture_DR
state.

No

j

tag_state_cdr

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Shift_DR
state.

No

jtag_state_sdr

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Exit1_DR
state.

No

jtag_state_e1dr

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Pause_DR
state.

No

jtag_state_pdr

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Exit2_DR
state.

No

jtag_state_e2dr

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Update_DR
state.

No

jtag_state_udr

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Select_IR_
Scan state.

No

jtag_state_sirs

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Capture_IR
state.

No

j

tag_state_cir

Shared among all virtual
JTAG instances.

Indicates that the device JTAG
controller is in the Shift_IR
state.

No

jtag_state_sir

Virtual JTAG Megafunction (sld_virtual_jtag)

Altera Corporation

Send Feedback

UG-SLDVRTL

Output Ports

12

2014.03.19