Altera 50G Interlaken MegaCore Function User Manual
Page 81
Figure 9-1: Straight Lane Order
Lane N
.
.
.
Lane 2
Lane 1
Lane 0
• Swapped Lane order. The transmitter sends Interlaken blocks sequentially across the lanes starting
with Lane 0, ending with Lane N. The receiver takes in Interlaken blocks starting with Lane 0, ending
with Lane N.
Figure 9-2: Swapped Lane Order
Lane 1
Lane 2
Lane 0
.
.
.
Lane N
Two parameters determine lane order:
SWAP_TX_LANES
SWAP_RX_LANES
When a parameter is set to 0, the 50G Interlaken IP core implements the Straight Lane order. When a
parameter is set to 1, the 50G Interlaken IP core implements the Swapped Lane order. The TX and RX
parameters are independent and can be set separately.
To conform with the Interlaken specification, the default value of
SWAP_TX_LANES
and
SWAP_RX_LANES
is
1.
Note: Running traffic with incompatible lane swapping configuration results in CRC24 errors and
incorrect data at the receiver.
Related Information
Modifying Hidden Parameter Values
on page 9-4
UG-01140
2015.05.04
SWAP_TX_LANES and SWAP_RX_LANES (Data Word Lane Swapping)
9-3
Advanced Parameter Settings
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)