50g interlaken ip core parameter settings, Meta frame length in words, Transceiver reference clock frequency – Altera 50G Interlaken MegaCore Function User Manual
Page 24: 50g interlaken ip core parameter settings -1, Meta frame length in words -1, Transceiver reference clock frequency -1
50G Interlaken IP Core Parameter Settings
3
2015.05.04
UG-01140
You customize the 50G Interlaken IP core by specifying parameters in the 50G Interlaken parameter
editor, which you access from the Quartus II IP Catalog.
This chapter describes the parameters and how they affect the behavior of the IP core. To customize your
50G Interlaken IP core, you can modify parameters to specify the following properties:
Transceiver Reference Clock Frequency
on page 3-1
on page 3-2
on page 3-2
Meta Frame Length in Words
The Meta frame length in words parameter specifies the length of the meta frame, in 64-bit (8-byte)
words. In the Interlaken specification, this parameter is called the MetaFrameLength parameter.
Smaller values for this parameter shorten the time to achieve lock. Larger values reduce overhead while
transferring data, after lock is achieved.
For simulation, you can set the Meta frame length in words parameter to the value of 128 for fast lane
locking. For hardware testing, Altera recommends that you set the Meta frame length in words
parameter to the value of 2048.
The default value of the Meta frame length in words parameter is 2048.
Transceiver Reference Clock Frequency
The Transceiver reference clock frequency parameter specifies the expected frequency of the
pll_ref_clk
input clock.
If the actual frequency of the
pll_ref_clk
input clock does not match the value you specify for this
parameter, the design fails in both simulation and hardware.
The 50G Interlaken IP core supports the following
pll_ref_clk
frequencies: 156.25 MHz, 195.3125
MHz, 250 MHz, 312.5 MHz, 390.625 MHz, 500 MHz, and 625 MHz.
The default value of the Transceiver reference clock frequency parameter is 312.5 MHz.
©
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134