beautypg.com

Figure 4. i²c mode timing, Cs8427 – Cirrus Logic CS8427 User Manual

Page 10

background image

CS8427

10

DS477F5

SWITCHING CHARACTERISTICS - CONTROL PORT - I²C MODE

Note

17

, Inputs: Logic 0 = 0 V, Logic 1 = VL+; C

L

= 20 pF.

Notes: 17. I²C protocol is supported only in VL+ = 5.0 V mode.

18. Data must be held for sufficient time to bridge the 25 ns transition time of SCL.

Parameter

Symbol Min Typ

Max

Units

SCL Clock Frequency

f

scl

-

-

100

kHz

Bus Free Time Between Transmissions

t

buf

4.7

-

-

μs

Start Condition Hold Time (prior to first clock pulse)

t

hdst

4.0

-

-

μs

Clock Low Time

t

low

4.7

-

-

μs

Clock High Time

t

high

4.0

-

-

μs

Setup Time for Repeated Start Condition

t

sust

4.7

-

-

μs

SDA Hold Time from SCL Falling

(Note 18)

t

hdd

0

-

-

μs

SDA Setup Time to SCL Rising

t

sud

250

-

-

ns

Rise Time of Both SDA and SCL Lines

t

r

-

-

25

ns

Fall Time of Both SDA and SCL Lines

t

f

-

-

25

ns

Setup Time for Stop Condition

t

susp

4.7

-

-

μs

t buf

t hdst

t hdst

t

low

t r

t f

t

hdd

t high

t sud

t sust

t susp

Stop

Start

Start

Stop

Repeated

SDA

SCL

Figure 4. I²C Mode timing