Renesas Emulation Probe M306V8T-EPB - Manual (Page 66)

M306V8T-EPB User’s Manual 4. Hardware Specifications
REJ10J0777-0100 Rev.1.00 2005.08.01 Page 66 of 90
Figure 4.1 Memory expansion mode and microprocessor mode (3-wait, accessing external area)
Read timing
Write timing
BCLK
CSi
ADi
BHE
ALE
RD
DBi
td(BCLK-CS) th(BCLK-CS)
tcyc
td(BCLK-AD) th(BCLK-AD)
th(RD-CS)
td(BCLK-ALE)
th(BCLK-ALE) th(RD-AD)
td(BCLK-RD)
th(BCLK-RD)
tac2(RD-DB)
Hi-Z
tsu(DB-RD) th(RD-DB)
BCLK
CSi
ADi
BHE
ALE
WR ,
WRL ,WRH
DBi
td(BCLK-CS) th(BCLK-CS)
tcyc
td(BCLK-AD)
td(BCLK-ALE)
th(BCLK-ALE) th(WR-AD)
td(BCLK-WR)
th(BCLK-WR)
td(BCLK-DB)
Hi-Z
td(DB-WR)
th(BCLK-AD)
th(WR-CS)
th(WR-DB)
th(BCLK-DB)