Maxim Integrated DS33R11 - Manual (Page 3)

DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver
3 of 344
9.14.1 DTE and DCE Mode .............................................................................................................................58
9.15 E THERNET MAC ........................................................................................................................... 59
9.15.1 MII Mode Options..................................................................................................................................61
9.15.2 RMII Mode.............................................................................................................................................61
9.15.3 PHY MII Management Block and MDIO Interface ................................................................................62
9.16 BERT IN THE E THERNET M APPER ................................................................................................. 62
9.16.1 Receive Data Interface .........................................................................................................................63
9.16.2 Repetitive Pattern Synchronization.......................................................................................................64
9.16.3 Pattern Monitoring.................................................................................................................................64
9.16.4 Pattern Generation................................................................................................................................64
9.17 T RANSMIT P ACKET P ROCESSOR .................................................................................................... 65
9.18 R ECEIVE P ACKET P ROCESSOR ...................................................................................................... 66
9.19 X.86 E NCODING AND D ECODING .................................................................................................... 68
9.20 C OMMITTED I NFORMATION R ATE C ONTROLLER .............................................................................. 71
10 INTEGRATED T1/E1/J1 TRANSCEIVER ........................................................................................ 72
10.1 T1/E1/J1 C LOCKS ........................................................................................................................ 72
10.2 P ER -C HANNEL O PERATION ............................................................................................................ 73
10.3 T1/E1/J1 T RANSCEIVER I NTERRUPTS ............................................................................................ 73
10.4 T1 F RAMER /F ORMATTER C ONTROL AND S TATUS ........................................................................... 74
10.4.1 T1 Transmit Transparency....................................................................................................................74
10.4.2 AIS-CI and RAI-CI Generation and Detection ......................................................................................74
10.4.3 T1 Receive-Side Digital-Milliwatt Code Generation..............................................................................75
10.5 E1 F RAMER /F ORMATTER C ONTROL AND S TATUS ........................................................................... 76
10.5.1 Automatic Alarm Generation.................................................................................................................77
10.6 P ER -C HANNEL L OOPBACK ............................................................................................................. 77
10.7 E RROR C OUNTERS ........................................................................................................................ 78
10.7.1 Line-Code Violation Counter (TR.LCVCR) ...........................................................................................78
10.7.2 Path Code Violation Count Register (TR.PCVCR) ...............................................................................79
10.7.3 Frames Out-of-Sync Count Register (TR.FOSCR) ..............................................................................80
10.7.4 E-Bit Counter (TR.EBCR) .....................................................................................................................80
10.8 DS0 M ONITORING F UNCTION ........................................................................................................ 81
10.9 S IGNALING O PERATION ................................................................................................................. 82
10.9.1 Processor-Based Receive Signaling ....................................................................................................82
10.9.2 Hardware-Based Receive Signaling .....................................................................................................83
10.9.3 Processor-Based Transmit Signaling ...................................................................................................84
10.9.4 Hardware-Based Transmit Signaling ....................................................................................................85
10.10 P ER -C HANNEL I DLE C ODE G ENERATION ........................................................................................ 86
10.10.1 Idle-Code Programming Examples .......................................................................................................87
10.11 C HANNEL B LOCKING R EGISTERS ................................................................................................... 88
10.12 E LASTIC S TORES O PERATION ........................................................................................................ 88
10.12.1 Receive Elastic Store ............................................................................................................................88
10.12.2 Transmit Elastic Store ...........................................................................................................................89
10.12.3 Elastic Stores Initialization ....................................................................................................................89
10.12.4 Minimum Delay Mode ...........................................................................................................................89
10.13 G.706 I NTERMEDIATE CRC-4 U PDATING (E1 M ODE O NLY )............................................................ 90
10.14 T1 B IT -O RIENTED C ODE (BOC) C ONTROLLER ............................................................................... 91
10.14.1 Transmit BOC .......................................................................................................................................91
10.15 R ECEIVE BOC .............................................................................................................................. 91
10.16 A DDITIONAL (S A ) AND I NTERNATIONAL (S I ) B IT O PERATION (E1 O NLY )........................................... 92
10.16.1 Method 1: Internal Register Scheme Based on Double-Frame............................................................92
10.16.2 Method 2: Internal Register Scheme Based on CRC4 Multiframe .......................................................92
10.17 A DDITIONAL HDLC C ONTROLLERS IN T1/E1/J1 T RANSCEIVER ....................................................... 93
10.17.1 HDLC Configuration ..............................................................................................................................93
10.17.2 FIFO Control .........................................................................................................................................95
10.17.3 HDLC Mapping......................................................................................................................................95