beautypg.com

Table 3.18 output timing, Figure3.13 input/output timing, Input/output timing – Avago Technologies LSI53C140 User Manual

Page 56: Output timing

background image

3-22

LSI53C140 Specifications

Ver. 2.1

Copyright © 1998–2001 by LSI Logic Corporation. All rights reserved.

Figure 3.13 Input/Output Timing

Table 3.18

Output Timing

Symbol Parameter

Min

Max

Units

t

5

Output data setup

Nominal: negotiated/2

ns

t

6

Output data hold

Nominal: negotiated/2

ns

t

7

Output REQ/ACK pulse
width

max [negotiated ns, t

3

5] max [negotiated ns, t

3

+ 5]

ns

t

8

REQ/ACK transport delay

25 ns if REQ/ACK is clock
for input data,
10 ns if not

50 ns if REQ/ACK is clock
for input data,
30 ns if not

ns

t

9

Data transport delay

6

[t

3

+ 35]

ns

Input Timing

REQ or ACK

Data

Output Timing

REQ or ACK

Data

t

3

t

4

t

1

t

2

Valid Data

t

8

t

7

t

9

t

5

t

6

Valid Data