Table 1–2 – Altera Nios Development Board User Manual
Page 15
![background image](https://www.manualsdir.com/files/763826/content/doc015.png)
Altera Corporation
1–7
September 2004
Nios Development Board Reference Manual, Stratix Edition
Board Components
Table 1–2. CompactFlash (CON3) Pin Table
Pins on CompactFlash
(CON3)
CompactFlash Function
Connects To
(1)
1
GND
GND
2
D03
M4
3
D04
N6
4
D05
N1
5
D06
N9
6
D07
P3
7
-CE
J2
8
A10
M7
9
-OE
K7
10
A09
K3
11
A08
H3
12
A07
L7
13
VCC
H4
(2)
14
A06
L8
15
A05
H2
16
A04
H1
17
A03
L6
18
A02
L10
19
A01
J3
20
A00
L9
21
D00
N3
22
D01
L2
23
D02
N8
24
WP
K4
25
-CD2
GND
(3)
26
-CD1
R3
27
D11
M3
28
D12
N7
29
D13
L1
30
D14
N4
31
D15
L3
32
-CE2
K8
33
-VS1
GND
(3)
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)