About this ip core, Altera dsp ip core features, Fft ip core features – Altera FFT MegaCore Function User Manual
Page 4: About this ip core -1, Altera dsp ip core features -1, Fft ip core features -1

About This IP Core
1
2014.12.15
UG-FFT
Altera DSP IP Core Features
• Avalon
®
Streaming (Avalon-ST) interfaces
• DSP Builder ready
• Testbenches to verify the IP core
• IP functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators
FFT IP Core Features
• Bit-accurate MATLAB models
• Variable streaming FFT:
• Single-precision floating-point or fixed-point representation
• Radix-4, mixed radix-4/2 implementations (for floating-point FFT), and radix-2
2
single delay
feedback implementation (for fixed-point FFT)
• Input and output orders: natural order, bit-reversed or digit-reversed, and DC-centered (-N/2 to
N/2)
• Reduced memory requirements
• Support for 8 to 32-bit data and twiddle width (foxed-point FFTs)
• Fixed transform size FFT that implements block floating-point FFTs and maintains the maximum
dynamic range of data during processing (not for variable streaming FFTs)
• Multiple I/O data flow options: streaming, buffered burst, and burst
• Uses embedded memory
• Maximum system clock frequency more than 300 MHz
• Optimized to use Stratix series DSP blocks and TriMatrix memory
• High throughput quad-output radix 4 FFT engine
• Support for multiple single-output and quad-output engines in parallel
• User control over optimization in DSP blocks or in speed in Stratix V devices, for streaming, buffered
burst, burst, and variable streaming fixed-point FFTs
• Avalon Streaming (Avalon-ST) compliant input and output interfaces
• Parameterization-specific VHDL and Verilog HDL testbench generation
• Transform direction (FFT/IFFT) specifiable on a per-block basis
©
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html
. Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134