Altera FFT MegaCore Function User Manual
Page 12

Device
Parameters
ALM
DSP
Blocks
Memory
Registers
f
MAX
(MHz)
Type
Length
Engines
M10K M20K Primar
y
Secondar
y
Strati
x V
Buffered
Burst
256
1
1,546
6
--
16
3,959
110
49
3
Strati
x V
Buffered
Burst
256
2
2,475
12
--
30
6,314
134
44
0
Strati
x V
Buffered
Burst
256
4
4,480
24
--
59
11,477 281
38
3
Strati
x V
Buffered
Burst
4,096
1
1,668
6
--
30
4,312
122
43
2
Strati
x V
Buffered
Burst
4,096
2
2,602
12
--
30
6,718
176
41
6
Strati
x V
Buffered
Burst
4,096
4
4,623
24
--
59
11,876 249
39
2
Strati
x V
Burst
Quad
Output
1,024
1
1,550
6
--
8
4,037
115
45
5
Strati
x V
Burst
Quad
Output
1,024
2
2,444
12
--
14
6,417
164
43
3
Strati
x V
Burst
Quad
Output
1,024
4
4,397
24
--
27
11,548 330
41
6
Strati
x V
Burst
Quad
Output
256
1
1,487
6
--
8
3,868
83
47
7
Strati
x V
Burst
Quad
Output
256
2
2,387
12
--
14
6,211
164
45
8
Strati
x V
Burst
Quad
Output
256
4
4,338
24
--
27
11,360 307
40
9
Strati
x V
Burst
Quad
Output
4,096
1
1,593
6
--
14
4,222
93
44
8
Strati
x V
Burst
Quad
Output
4,096
2
2,512
12
--
14
6,588
154
47
0
Strati
x V
Burst
Quad
Output
4,096
4
4,468
24
--
27
11,773 267
40
3
UG-FFT
2014.12.15
Performance and Resource Utilization
1-9
About This IP Core
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)