beautypg.com

Telex Integrated Signal Processor ISP-100 User Manual

Page 41

background image

4-9

Specifications

Performance
(Sample Rate Converter bypassed)

Symbol

Description

Minimum

Typical

Maximum

Units

F

s

Sample Rate for Digital

TBD

48

96

kHz

Input Data

19 

THD+N

Total Harmonic Distortion

0.00002

%

plus Noise

20 

(RELATIVE)

IMD

Intermodulation Distortion

21 

0

%

(SMPTE 4:1)

Jitter in Output Clock

415

pS

Tolerable Jitter in Input

35

nS

Clock before Loss of Lock

22 

Resolution (input)

24

24

bits

Resolution (output)

24

24

24

bits

Frequency Response

23 

+/-0

dB

Dynamic Range

24 

Equal to Dynamic Range

dB

of input signal

Noise Floor

25 

Equal to Noise Floor

dB

of input signal

Delay through receiver

26 

2

WSR+periods

Delay through transmitter

27 

43

/

64

WST+periods

Interchannel Phase Deviation

28 

0

Degrees

MCLK+

Master Clock

29 

TBD

12.288

24.576

MHz

WSR+

Receive Word Clock

30 

(MCLK+)/256

Hz

WST+

Transmit Word Clock

31 

(MCLK+)/256

Hz

SCKR+

Receive Bit Clock

32 

(MCLK+)/4

Hz

SCKT+

Transmit Bit Clock

33 

(MCLK+)/4

Hz

Z

in

Input Impedance

110

Ohms

Z

out

Output Impedance

110

Ohms

Miscellaneous

Overall Size:

8.40" long by 2.55" wide by 1.50" high

Weight:

3.8 Ounces

Input Connector:

3 Pin standard female XLR

Output Connector:

3 Pin standard male XLR

XLR pinout:

Pin 1 shield, Pin 2 positive input, Pin 3 negative input.

Input Data Format:

AES/EBU (AES3) Professional and S/PDIF. (IEC958) Consumer data formats are automatically identified and

correctly decoded.

Output Data Format:

AES/EBU Professional, regardless of input data format.

De-emphasis:

Not implemented; emphasis information from Channel Status Bits is relayed to host via Serial Peripheral

Interface (SPI).

Mutes:

Linked Left and Right input mute selectable via SPI control; linked Left and Right output mute selectable via

SPI control.

Serial Data Interface:

TBD

Synchronous Sampling:

Multiple outputs may be synchronized via DPDB signal on connector. MDM-1 transmitter is slaved to MCLK+,

WST+, and SCKT+ signals. MDM-1 receiver may be configured as Master, to generate MCLK+ (via AES_CLK),

WSR+, and SCKR+ signals derived from input data stream, or as Slave, to receive WSR+ and SCKR+ signals

from card-edge connector, either with or without the Sample Rate Converter. With sample rate converter

engaged, the MDM-1 cannot be configured as the master.

Unless otherwise noted:

Signal measurements are at unity gain, +16 dBu and 20 Hz to 20 kHz bandwidth.

Power measurements are quiescent.

Operating temperature with non condensing humidity