Zilog Z8F0130 User Manual
Page 247
eZ8
™
CPU Core
User Manual
UM012820-0810
SUB Instruction
232
SUB
Definition
Subtract.
Syntax
SUB dst, src
Operation
dst
dst - src
Description
This instruction subtracts the source operand from the destination oper-
and. The destination operand stores the result. The source operand con-
tents are unaffected. The eZ8 CPU performs subtraction by adding the
two’s complement of the source operand to the destination operand.
Flags
C
Set if a borrow is required by bit 7; reset otherwise
Z
Set if the result is zero; reset otherwise
S
Set if the result is negative; reset otherwise
V
Set if an arithmetic overflow occurs; reset otherwise
D
Set to 1
H
Set if a borrow is required by bit 3; reset otherwise
This manual is related to the following products:
- Z8F0131 Z8F0230 Z8F0231 Z8F0430 Z8F0431 Z8F043A Z8F0830 Z8F0831 Z8F083A Z8F1232 Z8F1233 Z8F0113 Z8F011A Z8F0123 Z8F012A Z8F0213 Z8F021A Z8F0223 Z8F022A Z8F0411 Z8F0412 Z8F0413 Z8F041A Z8F0421 Z8F0422 Z8F0423 Z8F042A Z8F0811 Z8F0812 Z8F0813 Z8F081A Z8F0821 Z8F0822 Z8F0823 Z8F082A Z8F0880 Z8F1621 Z8F1622 Z8F1680 Z8F1681 Z8F1682 Z8F2421 Z8F2422 Z8F2480 Z8F3221 Z8F3222 Z8F3281 Z8F3282 Z8F4821 Z8F4822 Z8F4823 Z8F6081 Z8F6082 Z8F6421 Z8F6422 Z8F6423 Z8F6481 Z8F6482 Z8FS021A ZMOT1AHH Z8FS040B ZMOT0BHH ZMOT0BSB Z8FMC04 Z8FMC08 Z8FMC16