Step 1: parameterize, Step 1: parameterize –5 – Altera POS-PHY Level 2 and 3 Compiler User Manual
Page 17

Chapter 2: Getting Started
2–5
POS-PHY Level 2 & 3 Walkthrough
© November 2009
Altera Corporation
POS-PHY Level 2 and 3 Compiler User Guide
Preliminary
Step 1: Parameterize
To parameterize your MegaCore function, follow these steps:
1. Click Parameterize in the IP Toolbench (see
Figure 2–4 on page 2–5
).
2. Select your architecture options where the POS-PHY ‘A’ interface is a data source
or sink (see
Figure 2–5
).
1
Source indicates that interface ‘A’ is an output from the MegaCore function.
Sink indicates that interface ‘A’ is an input to the MegaCore function.
3. In a MPHY architecture there is a ‘B’ interface for each supported channel
(maximum eight). Select the number of supported channels that you require.
1
To create a design that supports source and sink data directions, you must
run IP Toolbench twice, to create the source and sink designs separately.
Figure 2–4. IP Toolbench—Parameterize
Figure 2–5. Select the ‘A’ Interface Direction
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)