Running the qsys tool, To it, open the qsys tool. refer to – Altera Mentor Verification IP Altera Edition AMBA AXI4-Stream User Manual
Page 193

Getting Started with Qsys and the BFMs
Setting Up Simulation from the Windows GUI
Mentor Verification IP AE AMBA AXI4-Stream User Guide, V10.3
193
April 2014
Running the Qsys Tool
1. Open Qsys in the Quartus II software menu.
To do this, start the Quartus II software. When the Quartus II GUI appears, select
Tools>Qsys (refer to
Figure 12-3. Select Qsys from the Quartus II Software Top-Level Menu
2. From the Qsys open window, use the File>Open command to open and select the file
ex1_back_to_back_sv.qsys. This Qsys file is in the directory axi4stream-qsys-
examples\ex1_back_to_back_sv (refer to
).
Select and Open the ex1_back_to_back_sv.qsys example.
Figure 12-4. Open the ex1_back_to_back_sv.qsys Example
Note
If you open the Qsys tool in a subsequent session, a Qsys dialog asks you if you want to
open this file.
3. Qsys displays the connectivity of the selected example as shown in
.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)