Set_id(), Example – Altera Mentor Verification IP Altera Edition AMBA AXI4-Stream User Manual
Page 135

VHDL Slave BFM
set_id()
Mentor Verification IP AE AMBA AXI4-Stream User Guide, V10.3
135
April 2014
set_id()
This nonblocking procedure sets the data stream identifier id field for a slave transaction that is
uniquely identified by the transaction_id field previously created by the
Example
Note
You would not normally use this procedure within a Slave Test Program.
Prototype
set_id
(
id: in std_logic_vector(AXI4STREAM_MAX_BIT_SIZE-1 downto 0 )
| integer;
transaction_id : in integer;
bfm_id : in integer;
signal tr_if : inout axi4stream_vhd_if_struct_t
);
Arguments
id
Data stream identifier value placed on the TID signals.
transaction_id
Transaction identifier. Refer to “
” on page 87 for more details.
bfm_id
BFM identifier. Refer to “
Overloaded Procedure Common Arguments
on page 87 for more details.
tr_if
Transaction signal interface. Refer to “
” on page 87 for more details.
Returns
None
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)