beautypg.com

Cirrus Logic CDB42448 User Manual

Page 27

background image

CDB42448

DS648DB2

27

Function:

Selects either I

²

S or Left Justified interface format for the CS5341. Reset to the CS5341 is toggled.

5.8.6

RESET (‘41_RST)

Default = 1
0 - CS5341 is held in reset
1 - CS5341 is taken out of reset

Function:

This bit toggles pin 30 of the FPGA and is held low for 300

µs upon FPGA initialization. It will also be

held low for 300

µs whenever register 08h[1] changes.

See also other documents in the category Cirrus Logic Hardware: