Sundance Spas ST201 - Manual (Page 103)

103
Sundance Technology ST201 PRELIMINARY draft 2
PCI CONFIGURATION REGISTERS
PCI based systems use a slot-specific block of configuration registers to perform configuration of devices
on the PCI bus. The configuration registers are accessed with PCI Configuration Cycles. The PCI bus sup-
ports two types of Configuration Cycles. Type 0 cycles are used to configure devices on the local PCI bus.
Type 1 cycles are used to pass a configuration request to a PCI bus at a different hierarchical level. PCI
Configuration Cycles are directed at one out of eight possible PCI logical functions within a single physical
PCI device. A ST201 based PCI bus master device responds only to Type 0 Configuration Cycles, directed
at function 0. Type 1 cycles, and Type 0 cycles directed at functions other than 0, are ignored by the
ST201.
Each PCI bus device is required to decode 256 bytes of configuration registers. Of these, the first 64 bytes
are pre-defined by the PCI Specification. The remaining registers may be used as needed for PCI device-
specific configuration registers. In PCI Configuration Cycles, the host system provides a slot-specific
decode signal (IDSEL) which informs the PCI device that a configuration cycle is in progress. The PCI
device responds by asserting DEVSELN, and decoding the specific configuration register from the address
bus and the byte enable signals. See the PCI Expansion ROM specification for information on generating
configuration cycles from driver software.
Figure 12 shows the PCI configuration registers implemented by ST201. All locations marked “Reserved”,
and all of the locations within the 256-byte configuration space that are not shown in the table, are not
implemented and return zero when read.