Push-button switches (sw0 - sw3), Individual leds (d0 - d7) – Altera Nios Development Board User Manual
Page 17

Altera Corporation
2–9
July 2005
Nios Development Board Reference Manual, Stratix II Edition
Board Components
Push-Button
Switches (SW0 -
SW3)
SW0 – SW3 are momentary-contact push-button switches and are used to
provide stimulus to designs in the Stratix II device. See
. Each
switch is connected to a Stratix II general-purpose I/O pin with a pull-up
resistor as shown in
. Each Stratix II device pin will see a logic 0
when its corresponding switch is pressed.
Individual LEDs
(D0 - D7)
This Nios development board provides eight individual LEDs connected
to the Stratix II device. See
. D0 – D7 are connected to general
purpose I/O pins on the Stratix II device as shown in
. When the
Stratix II pin drives logic 1, the corresponding LED turns on.
Table 2–3. Push Button Switches Pin Out
Table
Button
Stratix II Pin
SW0
W24
SW1
W23
SW2
Y24
SW3
Y23
Table 2–4. LED Pin Out Table
LED
Stratix II Pin
D0
AD26
D1
AD25
D2
AC25
D3
AC24
D4
AB24
D5
AB23
D6
AB26
D7
AB25
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)