beautypg.com

Table of figures – Sundance SMT950 User Manual

Page 5

background image

Version 2.0

Page 5 of 52

SMT950 User Manual

DAC (DAC5687) Register 0x1 – 0x31................................................................. 43
DAC (DAC5687) Register 0x2 – 0x32................................................................. 43
DAC (DAC5687) Register 0x3 – 0x33................................................................. 43
DAC (DAC5687) Register 0x4 – 0x34................................................................. 44
DAC (DAC5687) Register 0x5 – 0x35................................................................. 44
DAC (DAC5687) Register 0x6 – 0x36................................................................. 44
DAC (DAC5687) Register 0x7 – 0x37................................................................. 44
DAC (DAC5687) Register 0x8 – 0x38................................................................. 45
DAC (DAC5687) Register 0x9 – 0x39................................................................. 45
DAC (DAC5687) Register 0xA – 0x3A................................................................ 45
DAC (DAC5687) Register 0xB – 0x3B................................................................ 45
DAC (DAC5687) Register 0xC – 0x3C ............................................................... 46
DAC (DAC5687) Register 0xD – 0x3D ............................................................... 46
DAC (DAC5687) Register 0xE – 0x3E................................................................ 46
DAC (DAC5687) Register 0xF – 0x3F ................................................................ 46

FPGA Design.............................................................................................................. 47

Serial Interfaces ...................................................................................................... 47
Block of registers .................................................................................................... 48
Space available in FPGA ........................................................................................ 48

PCB Layout................................................................................................................. 49
Connectors ................................................................................................................. 51

Description .............................................................................................................. 51
Location on the board ............................................................................................. 52


Table of Figures

Figure 1 – Fan across PCI. ......................................................................................................8

Figure 2 - Block Diagram........................................................................................................11

Figure 3 - Main features. ........................................................................................................13

Figure 4 - ADC Input Stage. ...................................................................................................14

Figure 5 - ADC Input Stage (DC Coupling) ............................................................................14

Figure 6 - Clock Structure. .....................................................................................................15

Figure 7 - DAC Output Stage. ................................................................................................17