Table 3-3: output signal – ADLINK PCI-8158 User Manual
Page 32

22
Signal Connections
Table 3-3: Output Signal
The default setting of OUT and DIR is set to differential line driver
mode.
The following wiring diagram is for OUT and DIR signals on the 2
axes.
NOTE: If the pulse output is set to open collector output mode, OUT-
and DIR- are used to transmit OUT and DIR signals. The
sink current must not exceed 20mA on the OUT- and
DIR- pins. The default setting is 1-2 shorted.
DIR3+
J12
J12
OUT4+
J5
J5
DIR4+
J13
J13
OUT5+
J6
J6
DIR5+
J14
J14
OUT6+
J7
J7
DIR6+
J15
J15
OUT7+
J8
J8
DIR7+
J16
J16
Output
Signal
For differential line driver output,
close breaks between 1 and 2 of:
For open collector output, close
breaks between 2 and 3 of:
See also other documents in the category ADLINK Hardware:
- USB-1901 (84 pages)
- USB-1210 (54 pages)
- USB-2401 (60 pages)
- USB-7230 (50 pages)
- USB-2405 (56 pages)
- DAQe-2010 (92 pages)
- DAQe-2204 (100 pages)
- DAQe-2213 (94 pages)
- DAQe-2501 (74 pages)
- PXI-2010 (84 pages)
- PXI-2020 (60 pages)
- PXI-2501 (62 pages)
- cPCI-9116 (98 pages)
- ACL-8112 Series (92 pages)
- ACL-8112 Series (93 pages)
- ACL-8112 Series (94 pages)
- ACL-8216 (75 pages)
- ACL-8111 (61 pages)
- PCM-9112+ (10 pages)
- PCM-9112+ (94 pages)
- cPCI-6216V (47 pages)
- ACL-6126 (28 pages)
- ACL-6128A (40 pages)
- PCM-6308V+ (52 pages)
- PCM-6308V+ (4 pages)
- PCI-7444 (82 pages)
- PCI-7434 (48 pages)
- PCI-7234 (56 pages)
- PCI-7260 (66 pages)
- PCI-7258 (38 pages)
- PCI-7256 (48 pages)
- PCI-7250 (48 pages)
- LPCI-7250 (48 pages)
- PCI-7396 (65 pages)
- PCI-7296 (59 pages)
- PCI-8554 (67 pages)
- PCIe-7360 (94 pages)
- PCIe-7350 (86 pages)
- PCIe-7300A (114 pages)
- PCIe-7200 (51 pages)
- PCI-7300A (112 pages)
- PCI-7300A (83 pages)
- PCI-7200 (96 pages)
- cPCI-7300 (82 pages)
- cPCI-7300 (83 pages)