4 dc offset and gain correction, 5 high-pass filters, 6 low-rate calculations – Cirrus Logic CS5467 User Manual
Page 15: 7 rms results, Cs5467
CS5467
DS714F3
15
4.4 DC Offset and Gain Correction
The system and chip inherently have gain and offset er-
rors which can be removed using the gain and offset
registers. (See
40). Each measurement channel has its own registers.
For every channel, the output of the IIR filter is added to
the offset register and multiplied by the gain register.
4.5 High-pass Filters
Optional high-pass filters (HPF in Figures
and
) re-
move any DC from the selected signal paths. Subse-
quently, DC will also be removed from power, and all
low-rate results. (see Figures
Each energy channel has a current and voltage path. If
an HPF is enabled in only one path, a phase-matching
filter (PMF) is applied to the other path which matches
the amplitude and phase delay of the HPF in the band
of interest, but passes DC. For more information, see
on page 20. The HPF filter multi-
plexers drive the I1, V1, I2, and V2 result registers.
4.6 Low-Rate Calculations
Low-rate results are derived from sample-rate results
integrated over N samples, where N is the value stored
in the Cycle Count register. The low-rate interval is the
sample interval multiplied by N.
4.7 RMS Results
The root mean square (RMS in
) calculations
are performed on N instantaneous voltage and current
samples, using the formula:
I
RMS
I
n
n
0
=
N
1
–
N
---------------------
=
2