beautypg.com

Texas Instruments TMS320F2802 User Manual

Page 27

background image

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

0x00 0000

Block Start

Address

Data Space

0x00 0400

0x00 0800

0x00 0D00

0x00 6000

0x00 7000

0x00 8000

0x00 9000

0x00 A000

0x3D 7800

0x3D 7C00

0x3F 7FF8

0x3F 8000

0x3F 9000

0x3F A000

0x3F F000

0x3F FFC0

OTP

(1K

y

16, Secure Zone)

FLASH

(32K

y

16, Secure Zone)

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

Boot ROM (4K

y

16)

Low 64K [0000−FFFF]

(24x/240x equivalent data space)

High 64K [3F0000 −3FFFF]

(24x/240x equivalent program space)

M1 SARAM (1K

y

16)

L0 SARAM (0-wait)

(4K

y

16, Secure Zone, Dual-Mapped)

L1 SARAM (0-wait)

(4K

y

16, Secure Zone, Dual-Mapped)

L0 SARAM (0-wait)

(4K

y

16, Secure Zone, Dual-Mapped)

L1 SARAM (0-wait)

(4K

y

16, Secure Zone, Dual-Mapped)

128-bit Password

0x3F 0000

Prog Space

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

Peripheral Frame 0

ЙЙЙЙЙЙ

ЙЙЙЙЙЙ

ЙЙЙЙЙЙ

ЙЙЙЙЙЙ

Peripheral Frame 1

(protected)

Peripheral Frame 2

(protected)

ЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

ЙЙЙЙЙ

PIE Vector − RAM

(256 x 16)

(Enabled if ENPIE = 1)

Vectors (32

y

32)

(enabled if VMAP = 1, ENPIE = 0)

0x00 0E00

Reserved

Reserved

Reserved

Reserved

Reserved

Reserved

M0 SARAM (1K

y

16)

M0 Vector − RAM (32 x 32)

(Enabled if VMAP = 0)

0x00 0040

TMS320F2809, TMS320F2808, TMS320F2806

TMS320F2802, TMS320F2801, TMS320C2802

TMS320C2801, TMS320F28016, TMS320F28015

www.ti.com

SPRS230N – OCTOBER 2003 – REVISED MAY 2012

A.

Memory blocks are not to scale.

B.

Peripheral Frame 0, Peripheral Frame 1, and Peripheral Frame 2 memory maps are restricted to data memory only.
User program cannot access these memory maps in program space.

C.

Protected means the order of Write followed by Read operations is preserved rather than the pipeline order.

D.

Certain memory ranges are EALLOW protected against spurious writes after configuration.

Figure 3-4. F2806 Memory Map

Copyright © 2003–2012, Texas Instruments Incorporated

Functional Overview

27

Submit Documentation Feedback

Product Folder Link(s):

TMS320F2809 TMS320F2808 TMS320F2806 TMS320F2802 TMS320F2801 TMS320C2802

TMS320C2801 TMS320F28016 TMS320F28015