beautypg.com

Section 4.7 – Texas Instruments TMS320DM36X User Manual

Page 75

background image

www.ti.com

MDIO Registers

4.7

MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)

The MDIO user command complete interrupt (unmasked) register (USERINTRAW) is shown in

Figure 32

and described in

Table 29

.

Figure 32. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)

31

16

Reserved

R-0

15

2

1

0

Reserved

USERINTRAW

R-0

R/W1C-0

LEGEND: R = Read only; R/W = Read/Write; W1C = Write 1 to clear, write of 0 has no effect; -n = value after reset

Table 29. MDIO User Command Complete Interrupt (Unmasked) Register (USERINTRAW)

Field Descriptions

Bit

Field

Value

Description

31-2

Reserved

0

Reserved

1-0

USERINTRAW

0-3h

MDIO User command complete event bits. When asserted, a bit indicates that the previously
scheduled PHY read or write command using that particular USERACCESS register has
completed. USERINTRAW[0] and USERINTRAW[1] correspond to USERACCESS0 and
USERACCESS1, respectively. Writing a 1 will clear the event and writing a 0 has no effect.

0

No MDIO user command complete event.

1

The previously scheduled PHY read or write command using MDIO user access register n
(USERACCESSn) has completed.

75

SPRUFI5B – March 2009 – Revised December 2010

Ethernet Media Access Controller (EMAC)/Management Data Input/Output

(MDIO)

Submit Documentation Feedback

© 2009–2010, Texas Instruments Incorporated