Enhanced serial peripheral interface (spi0), Figure 20.1. spi block diagram, Section 20 – Silicon Laboratories C8051F347 User Manual

Page 222: Sfr bus

Text mode
Original mode

Enhanced serial peripheral interface (spi0), Figure 20.1. spi block diagram, Section 20 | Sfr bus | Silicon Laboratories C8051F347 User Manual | Page 222 / 276

This manual is related to the following products:

C8051F343 C8051F341 C8051F344 C8051F346 C8051F340 C8051F342 C8051F345