beautypg.com
ADSP-TS201S
Rev. C
|
Page 35 of 48
December 2006
Figure 25. Link Ports—Data Input Setup and Hold
1
These parameters are valid for both clock edges.
LxCLKIN
LxDATI
V
OD
= 0V
t
LDIS
LDIH
LCLKIP