Sundance SMT398 - Manual (Page 25)

Version 1.2.0 Page 25 of 52 SMT398 User Manual
Using MultiLINX /Parallel cable III or IV
The JTAG and the MultiLINX SelectMAP headers are also provided to enable
application debugging via suitable software. Typically, this will be Xilinx ChipScope
ILA (Integrated Logic Analyzer).
The ChipScope Analyzer supports both the Xilinx MultiLINX™ and Parallel Cable III
download cables for communication between the PC and FPGA(s). The MultiLINX
cable supports both USB (Windows 98 and Windows 2000) and RS-232 serial
communication from the PC. The Parallel Cable III supports only parallel port
communication from the PC to the Boundary Scan chain.
Memory
Pipelined ZBTRAM
Up to 16Mbytes of pipeline ZBT memory is provided with direct access by the FPGA.
The ZBTRAM is designed to sustain 100% bus bandwidth by eliminating turnaround
cycle when there is transition from Read to Write, or vice versa.
This device is well suited for SDR applications that experience frequent bus
turnarounds, need to operate on small data chunks (especially one-word chunks),
and need to operate at higher frequencies than permitted by the flow-through
version.
The memory is split into 2 to 4 independent 16-bit-wide Banks depending on the
configuration you select.( in
Basic configuration or in Full configuration )
All three chip enables are available on each bank for simple depth expansion with no
data contention.
Each bank is composed of one chip, available in 4 different sizes as presented in
Table 2: ZBTRAM sizes.
The memory is expected to be clocked at 166 MHz (speed grade is: -16)
For more complete information, please read:
General Information on how to choose your memory type according to your
application
For the parts datasheet please read:
ZBTRAM datasheets
Chips parts and densities are shown in the table below.