beautypg.com

Sundance SMT391-VP User Manual

Page 21

background image

Version 1.3

Page 21 of 41

SMT391-VP User Manual

Memory map

The write packets must contain the address where the data must be written to and
the read packets must contain the address where the required data must be read.
The following figure shows the memory map for the writable and readable Control
Registers on the SMT391-VP:

Write Side

Read Side

Address

Register

Address

Register

0x000

Reserved

0x000

FirmwareVersion

0x001

ComInScratchReg0

0x001

ComOutScratchReg0

0x002

ComInScratchReg1

0x002

ComOutScratchReg1

0x003

Reserved

0x003

Reserved

0x004

Reserved

0x004

Reserved

0x005

Reserved

0x005

Reserved

0x006

Reserved

0x006

Reserved

0x007

Reserved

0x007

Reserved

0x008

Reserved

0x008

Reserved

0x009

Reserved

0x009

Reserved

0x00A

Reserved

0x00A

Reserved

0x00B

Reserved

0x00B

Reserved

0x00C

Reserved

0x00C

Reserved

0x00D

Reserved

0x00D

Reserved

0x00E

DdrACPCntrlReg

0x00E

DdrACPStatusReg

0x00F

DdrBCPCntrlReg

0x00F

DdrBCPStatusReg

0x010

Reserved

0x010

Reserved

0x011

Reserved

0x011

Reserved

0x012

Reserved

0x012

Reserved

0x013

Reserved

0x013

Reserved

0x014

DdrACPData0In

0x014

DdrACPData0Out

0x015

DdrACPData1In

0x015

DdrACPData1Out

0x016

DdrACPData2In

0x016

DdrACPData2Out

0x017

DdrACPData3In *

0x017

DdrACPData3Out +

0x018

DdrBCPCommand0In

0x018

Reserved

0x019

DdrBCPCommand1In

0x019

Reserved

0x01A

DdrBCPCommand2In

0x01A

Reserved

0x01B

DdrBCPCommand3In *

0x01B

Reserved

0x01C

DdrBCPData0In

0x01C

DdrBCPData0Out

0x01D

DdrBCPData1In

0x01D

DdrBCPData1Out

0x01E

DdrBCPData2In

0x01E

DdrBCPData2Out

0x01F

DdrBCPData3In *

0x01F

DdrBCPData3Out +

0x020

Reserved

0x020

Smt338AirTempReg

0x021

Reserved

0x021

Smt338DiodeTempReg