Figures 2–32, Figure 2–32. single column transfer size – Altera SerialLite II Protocol User Manual
Page 54

54
Altera Corporation
SerialLite II Protocol Reference Manual
Data Link Layer Description
Figure 2–32. Single Column Transfer Size
Time
Lane
# 0
Lane
# 1
Lane
# 2
Lane
# 3
Transfer size
of 1 column
D8
IDL
D 12
D0
D4
D9
IDL
D 13
D1
D5
D 10
SDP1
D 14
D2
D6
D 11
0 0
D 15
D3
D7
D8
SUP1
D 12
D0
D4
D9
0 0
D 13
D1
D5
D 10
SDP1
D 14
D2
D6
D 11
0 1
D 15
D3
D7
CDP1
0 0
D 16
IDL
IDL
IDL
EG P1
0 0
D 16
IDL
IDL
IDL
EG P1
0 1
COM
COM
IDL
IDL
COM
COM
IDL
IDL
IDL
IDL
IDL
IDL
IDL
IDL
IDL
IDL
SLP
LD 0
LD 1
LD 2
IDL
IDL
D 17
D 18
D 19
D 24
D 20
D 21
D 22
D 23
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)