Single lane transmission for packet applications, Multiple lane transmission for packet applications – Altera SerialLite II Protocol User Manual
Page 46
46
Altera Corporation
SerialLite II Protocol Reference Manual
Data Link Layer Description
Single Lane Transmission for Packet Applications
shows an example of transmission with only one physical
lane.
Figure 2–23. Typical Data Flow of Single-Lane Link
Multiple Lane Transmission for Packet Applications
through
show examples of multi-lane alignment.
Priority
Packet
Data Payload
Priority Payload
Link Mgmt Payload
Time
PD0
EG P1
D0
D4
IDL
PD1
EG P2
D1
D5
SDP1
PD2
D2
D6
SDP2
PD3
D3
EG P1
EG P2
SPP1
SPP2
D0
D1
SDP1
SDP2
D3
IDL
EG P1
EG P2
D2
D x
PDx
LD x
CRC1
CRC2
CRC1
CRC2
CRC1
CRC2
CRC3
CRC4
IDL
IDL
IDL
D4
Idles
Lane
# 0
SLP
LD0
LD1
LD2
Link Mgmt
Packet
SUP1
SUP2
CDP1
CDP2
CRC1
CRC2
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)