Acknowledge lane alignment state, Link-up state, Self synchronizing link training state machine – Altera SerialLite II Protocol User Manual
Page 32

32
Altera Corporation
SerialLite II Protocol Reference Manual
Physical Layer Description
If a deviation from consecutive {|TS2|} sequences to consecutive
{|TDS|} sequences is detected, the receiver/transmitter transitions to the
character alignment state.
Once the receiver has simultaneously detected at least four {|TDS|}
sequences on all lanes and the lanes are correctly ordered, the transmitter
sends an additional eight {|TDS|} sequences and the
receiver/transmitter transitions to the acknowledge lane alignment state.
Acknowledge Lane Alignment State
The transmitter sends the
||IDL|| ordered set on all lanes and the receiver
waits to receive the /IDL/ characters all lanes.
Once the receiver has detected at least four
||IDL|| ordered sets and the
transmitter has sent at least eight
||IDL|| ordered sets on all lanes, the
initialization is complete and the receiver/transmitter transitions to the
link-up state.
Link-Up State
The link-up state is the normal operation state. User data is transmitted
and received across the established link. This state is the only one where
link status indicates link-up.
If eight consecutive {|TS1|} sequences are detected by the receiver on any
lane or a link error has been declared, the receiver/transmitter transitions
to the reset state.
Self Synchronizing Link Training State Machine
shows the self-synchronizing training state
machine.