Altera SerialLite II Protocol User Manual
Page 19
Altera Corporation
19
SerialLite II Protocol Reference Manual
SerialLite II Specification
Figure 2–8. 8B/10B Notation Convention and Transmission Order
shows the transmission of multiple words on a single lane
starting with the first symbol.
Figure 2–9. Single Lane Serial Transmission Order
shows the transmission of multiple words
across multiple lanes. The first symbol is transmitted on the lowest lane
followed by the second on next lane until a column is completed.
7 6 5 4 3 2 1 0
7 6 5 4 3 2 1 0
8b to 10b
Encoder
10b to 8b
Decoder
H G F E D C B A
H G F E D C B A
b c d e i
f g h j
a
b c d e i
f g h j
a
8 7 6 5 4 3 2 1 0
9
8+Control
8+Control
10
10
8 7 6 5 4 3 2 1 0
9
“a” Transmitted First
“a” Received First
Transmit
Receive
C
C
b c d e i
f g h j
Symbol 0
Time
Lane
# 0
a
b c d e i
f g h j
Symbol 1
a
b c d e i f g h j
Symbol 2
a
b c d e i
f g h j
Symbol 3
a
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)