Power supply, Power supply -29 – Altera Arria GX Development Board User Manual
Page 39

Altera Corporation
Reference Manual
2–29
October 2007
Arria GX Development Board
Board Components
Power Supply
The main source of power comes from either the 12 V PCI Express
motherboard (12V_PCIE) or from a DC input jack and subsequent
laptop-style DC power supply (12V_SWITCHER). The nominal input
spec is from 15 V to 20 V DC on the jack. Similarly, the 12 V HSMC power
can be supplied from the DC input jack (12V_SWITCHER) or from a 12 V
connection supplied by a PC (12V_PC_CONN).
Figure 2–9
shows the
power distribution system.
Figure 2–9. Arria GX Development Board’s Power Distribution System
&AN
7
0#)E
6
8#62?6##!
7
6##0$
&,3(
-!8))
&0'!
#,/#+S
6
7
6 !
6 !
7
6 !
7
6
6?37)4#(%2
6 !
6 !
,4!%1
,INEAR
6
7
6 !
,4#%$$
,INEAR
6
7
6 !
,4#%$$
,INEAR
6?0,,
7
6 !
6
7
6?(3-# !
6?0#?#/..
,4#%$$
,INEAR
6
6##0
7
6 !
$$2
&0'!
7
6 !
,4#%$$
,INEAR
644
6
6 !
,0
8#62?6##4
8#62?6##2
6?6##(
7
6 !
,4#%$$
,INEAR
6 6
6 !
7
,4#
#IRCUIT
,4#,
3WITCHER
,4#
#IRCUIT
04.7
3WITCHER
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)