Search
beautypg.com
Directory
Brands
Altera manuals
Measuring instruments
Designing With Low-Level Primitives
Manual
Altera Designing With Low-Level Primitives User Manual
Designing with low-level primitives, User guide
Text mode
Original mode
Altera Designing With Low-Level Primitives User Manual | 56 pages
Pages:
1
2
3
4
5
6
7
…
56
wrong Brand
wrong Model
non readable
Table of contents
Document Outline
Designing with Low-Level Primitives
Contents
About this User Guide
Document Revision History
How to Contact Altera
Typographic Conventions
1. Low-Level Primitive Design
Introduction
Low-Level Primitive Examples
LCELL Primitive
Using I/Os
I/O Attributes
Using Registers in Altera FPGAs
Inferring Registers Using HDL Code
Using the DFFEAS Primitive
Creating Memory for Your Design
Inferring RAM Functions from HDL Code
Using the MegaWizard Plug-In Manager
Look-Up Table Buffer Primitives
2. Primitive Reference
Primitives
ALT_INBUF
ALT_OUTBUF
ALT_OUTBUF_TRI
ALT_IOBUF
ALT_INBUF_DIFF
ALT_OUTBUF_DIFF
ALT_OUTBUF_TRI_DIFF
ALT_IOBUF_DIFF
ALT_BIDIR_DIFF
ALT_BIDIR_BUF
LCELL
DFF
CARRY and CARRY_SUM
CASCADE
LUT_INPUT
LUT_OUTPUT
Synthesis Attributes
See also other documents in the category Altera Measuring instruments:
MAX 10 JTAG
(15 pages)
MAX 10 Power
(21 pages)
Unique Chip ID
(12 pages)
Remote Update IP Core
(43 pages)
Device-Specific Power Delivery Network
(28 pages)
Device-Specific Power Delivery Network
(32 pages)
Hybrid Memory Cube Controller
(69 pages)
ALTDQ_DQS IP
(117 pages)
MAX 10 Embedded Memory
(71 pages)
MAX 10 Embedded Multipliers
(37 pages)
MAX 10 Clocking and PLL
(86 pages)
MAX 10 FPGA
(26 pages)
MAX 10 FPGA
(56 pages)
USB-Blaster II
(22 pages)
GPIO
(22 pages)
LVDS SERDES
(27 pages)
User Flash Memory
(33 pages)
ALTDQ_DQS2
(100 pages)
Avalon Tri-State Conduit Components
(18 pages)
Cyclone V Avalon-MM
(166 pages)
Cyclone III FPGA Starter Kit
(36 pages)
Cyclone V Avalon-ST
(248 pages)
Stratix V Avalon-ST
(286 pages)
Stratix V Avalon-ST
(293 pages)
DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP
(10 pages)
Arria 10 Avalon-ST
(275 pages)
Avalon Verification IP Suite
(224 pages)
Avalon Verification IP Suite
(178 pages)
FFT MegaCore Function
(50 pages)
DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP
(140 pages)
Floating-Point
(157 pages)
Integer Arithmetic IP
(157 pages)
Embedded Peripherals IP
(336 pages)
JESD204B IP
(158 pages)
Low Latency Ethernet 10G MAC
(109 pages)
LVDS SERDES Transmitter / Receiver
(72 pages)
Nios II Embedded Evaluation Kit Cyclone III Edition
(3 pages)
Nios II Embedded Evaluation Kit Cyclone III Edition
(80 pages)
IP Compiler for PCI Express
(372 pages)
Parallel Flash Loader IP
(57 pages)
Nios II C2H Compiler
(138 pages)
RAM-Based Shift Register
(26 pages)
RAM Initializer
(36 pages)
Phase-Locked Loop Reconfiguration IP Core
(51 pages)
DCFIFO
(28 pages)
