beautypg.com

Cirrus Logic CS8415A User Manual

Cs8415a, 96 khz digital audio interface receiver, Features

background image

Copyright

© Cirrus Logic, Inc. 2005

(All Rights Reserved)

http://www.cirrus.com

96 kHz Digital Audio Interface Receiver

Features

!

Complete EIAJ CP1201, IEC-60958, AES3,
S/PDIF-compatible Receiver

!

+5.0 V Analog Supply (VA+)

!

+3.3 V or +5.0 V Digital Interface (VL+)

!

7:1 S/PDIF Input MUX

!

Flexible 3-wire Serial Digital Output Port

!

8-kHz to 96-kHz Sample Frequency Range

!

Low-jitter Clock Recovery

!

Pin and Microcontroller Read Access to
Channel Status and User Data

!

Microcontroller and Standalone Modes

!

Differential Cable Receiver

!

On-chip Channel Status and User Data Buffer
Memories

!

Auto-detection of Compressed Audio Input
Streams

!

Decodes CD Q Sub-Code

!

OMCK System Clock Mode

General Description

The CS8415A is a monolithic CMOS device which re-
ceives and decodes one of 7 channels of audio data
according to the IEC60958, S/PDIF, EIAJ CP1201, or
AES3. The CS8415A has a serial digital audio output
port and comprehensive control ability through a 4-wire
microcontroller port. Channel status and user data are
assembled in block-sized buffers, making read access
easy.

A low-jitter clock recovery mechanism yields a very
clean recovered clock from the incoming AES3 stream.

Stand-alone operation allows systems with no micro-
controller to operate the CS8415A with dedicated
output pins for channel status data.

The CS8415A is available in a 28-pin TSSOP and SOIC
package in both Commerical (-10 to +70°C) and Indus-
trial grades (-40 to +85° C). The CDB8415A Customer
Demonstration board is also available for device evalu-
ation and implementation suggestions. Please refer to

page 2

for ordering information.

Target applications include A/V receivers, CD-R, DVD
receivers, multimedia speakers, digital mixing consoles,
effects processors, set-top boxes, and computer and
automotive audio systems.

Clock &
Data
Recovery

Misc.
Control

Serial
Audio
Output

Receiver

AES3
S/PDIF
Decoder

C & U bit
Data
Buffer

Control
Port &
Registers

RXN0

RXP6

OLRCK
OSCLK
SDOUT

RST

EMPH U

SDA/
CDOUT

SCL/
CCLK

AD1/
CDIN

AD0/
CS

INT

VA+ AGND FILT

RERR

VL + DGND

H/S

RMCK

RXP5
RXP4
RXP3
RXP2
RXP1
RXP0

7:1

MUX

OMCK

AUGUST '05

DS470F4

CS8415A

Table of contents