Cirrus Logic CS8415A - Manual (Page 27)

DS470F4 27
CS8415A
8.13 Receiver Error Mask (11h)
The bits in this register serve as masks for the corresponding bits of the Receiver Error Register. If a mask
bit is set to 1, the error is unmasked, meaning that its occurrence will appear in the receiver error register,
will affect the RERR pin, will affect the RERR interrupt, and will affect the current audio sample according
to the status of the HOLD bit. If a mask bit is set to 0, the error is masked, meaning that its occurrence will
not appear in the receiver error register, will not affect the RERR pin, will not affect the RERR interrupt, and
will not affect the current audio sample. The CCRC and QCRC bits behave differently from the other bits:
they do not affect the current audio sample even when unmasked. This register defaults to 00h.
8.14 Channel Status Data Buffer Control (12h)
BSEL - Selects the data buffer register addresses to contain User data or Channel Status data
Default = ‘0’
0 - Data buffer address space contains Channel Status data
1 - Data buffer address space contains User data
CBMR - Control for the first 5 bytes of channel status “E” buffer
Default = ‘0’
0 - Allow D to E buffer transfers to overwrite the first 5 bytes of channel status data
1 - Prevent D to E buffer transfers from overwriting first 5 bytes of channel status data
DETCI - D to E C-data buffer transfer inhibit bit.
Default = ‘0’
0 - Allow C-data D to E buffer transfers
1 - Inhibit C-data D to E buffer transfers
CAM - C-data buffer control port access mode bit
Default = ‘0’
0 - One byte mode
1 - Two byte mode
CHS - Channel select bit
Default = ‘0’
0 - Channel A information is displayed at the EMPH pin and in the receiver channel status register. Channel
A information is output during control port reads when CAM is set to 0 (One Byte Mode)
1 - Channel B information is displayed at the EMPH pin and in the receiver channel status register. Channel
B information is output during control port reads when CAM is set to 0 (One Byte Mode)
7 6 5 4 3 2 1 0
0 QCRCM CCRCM UNLOCKM VM CONFM BIPM PARM
7 6 5 4 3 2 1 0
0 0 BSEL CBMR DETCI 0 CAM CHS