beautypg.com

Pci 64-bit 66 mhz bus interface – HP XU800 User Manual

Page 45

background image

45

2 System Board

PCI 64-bit Hub

The following table shows the available P64H features.

PCI 64-bit 66 MHz Bus Interface

The P64H provides the interface to a PCI 64-bit 66 MHz bus interface
supporting both 64-bit and 32-bit 33 MHz or 66 MHz devices.

This interface implementation is compliant with PCI Rev 2.2 Specification,
and it can support up to 533 MB/sec data transfer rates.

It also supports PCI master capabilities and the Adaptec AIC 7892
16-bit Ultra 160 SCSI controller.

A table on

page 68

shows the P64H interrupts.

Feature

Feature

PCI Interface:

❒ Both 64-bit and 32-bit 33 MHz or 66 MHz devices.
❒ Provides Synchronous operation to the P64H using

1:1(66 MHz) or 2:1 (33 MHz) hub interface/PCI bus gearing
ratio.

❒ Allows input/output operations to occur with processor

transactions to isolate traffic.

❒ Parity and System Error (PERR

# /

PERR

#).

❒ Allows peer-to-peer communication within a single PCI bus

segment.

❒ Provides PCI transaction forwarding for all I/O and memory

(Type 1-to-Type 1, Type 1-to-Type 0, Type 1 to a special
cycle).

❒ Provides address decoding for:

16-bit I/O addressing.
32-bit memory mapped I/O addressing.
44-bit prefetchable memory addressing (upstream only).
VGA addressing.

❒ Includes downstream LOCK

#

capabilities.

❒ Fast Back-to-Back cycles (upstream only).
❒ Bus parking.
❒ Implements Delayed Transaction for;

PCI configuration read/written I/O read, and memory read
commands (downstream).
Memory read, I/O read and I/O write commands (upstream).

Scalability / Flexibility:

❒ Provides arbitration support for all PCI devices.
❒ Supports 2 x 66 MHz PCI slots.
❒ Processes dual address cycle (DAC) for upstream access

>4 GB.

❒ Handles 3.3 V operation with 5.0 V tolerant on all input pins.

Upstream Hub Link 16 Interface:

❒ Connects to the MCH via a 16-bit hub interface.
❒ Provides 64-bit and 32-bit addressing.
❒ Utilizes 66 MHz base clock.
❒ Utilizes 133 MHz double-clocked strobes.

Integrated Functions:

❒ I/O APIC to provide 24 interrupts.
❒ Six copies of PCLKOUT signals to its PCI devices.