beautypg.com

Table 5-2, Clock structure – Artesyn COMX-P40x0 ENP2 Installation and Use (January 2015) User Manual

Page 90

background image

Clock Structure

COMX-P40x0 ENP2 Installation and Use (6806800R95C)

90

Bank1_SEL_FS0=1, 125 MHz

Bank2_SEL_S1=1, 125 MHz

*Default:100 MHz

*Default:125MHz

Table 5-2 Configuration of the frequency of SerDes reference clock by GPIO

SerDes bank 1 reference clock

SerDes bank 2 reference clock

CPU_GPIO23=0, 100 MHz

CPU_GPIO24=0, 100 MHz

CPU_GPIO23=1, 125 MHz

CPU_GPIO24=1, 125 MHz

Default:100 MHz

Default:125 MHz

Table 5-1 Configuration of the frequency of SerDes reference clock by carrier (continued)

SerDes bank 1 reference clock select (pin B97 on
COM Express)

SerDes bank 2/3 reference clock select (pin B98
on COM Express)

See also other documents in the category Artesyn Equipment: