Handling the board, Handling the board –4 – Altera SDI HSMC User Manual
Page 8

1–4
Chapter 1: Overview
Handling the Board
© July 2009 Altera Corporation
Handling the Board
When handling the board, it is important to observe the following precaution:
c
Static Discharge Precaution: Without proper anti-static handling, the board can be
damaged. Therefore, use anti-static handling precautions when touching the board.
The SDI HSMC must be stored between –40° C and 100° C. The recommended
operating temperature is between 0° C and 55° C.
Figure 1–2. SDI HSMC Block Diagram
TX 1 DATA
SDI TX 1
EQ 1
SDI RX 1
Video Sync
Separator
Video In
148.5 MHz
HSYNC
VSYNC
Buffer
PLL
PLL Ref / Rec CLK
TX 2 DATA
SDI TX 2
RX 1 DATA
EXT CLK
IN
SDI CLK
OUT (P)
DRV 1
DRV 2
EQ 2
SDI RX 2
RX 2 DATA
AES RX 1
AES TX DATA
AES TX 1
AES RX DATA
AES Passive
Circuit
AES Passive
Circuit
AES RX 2
AES TX DATA
AES TX 2
AES RX DATA
AES Passive
Circuit
AES Passive
Circuit
FRAME
SDI CLK
OUT (N)
TX
RX
TX
RX
AES Loop
Filter
VCXO
xtal
AES CLK
SMA
16.384 MHz
AES CLK
down
up
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)