Factory default switch settings, Factory default switch settings –2, Figure 4–1 – Altera Stratix IV E FPGA User Manual
Page 18: Shows the
4–2
Chapter 4: Development Board Setup
Factory Default Switch Settings
Stratix IV E FPGA Development Kit User Guide
June 2011
Altera Corporation
Factory Default Switch Settings
This section shows the factory switch settings for the Stratix IV E FPGA development
board.
shows the switch locations and the default position of each switch
on the top side of the board.
Figure 4–1. Switch Locations and Default Settings on the Board Top
1
2
3
4
5
6
7
8
ON
4
3
2
1
1
2
3
4
5
6
7
8
0
1 2 3
QDRII_DRIVE
60
50
MIN
J7
VCC_VCCL_SEL
J21
USB
J4
Clock
Enable
SW1
MSEL0
J2
MAXII_JTAG_EN
J10
SHUNT = 1.8V_QDR
J11
FAN
J12
HSMB JTAG EN
J5
HSMA_JTAG_EN
J15
SHUNT = 1.8V_RLD
J18
SW5
SW2
MAX II DIPSWITCH
Rotary
Switch
OPEN
OPEN
SW4
Board Settings
PGM CONFIG SELECT
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)