Altera Cyclone V GT FPGA User Manual
Page 15
Chapter 4: Development Board Setup
4–3
Factory Default Switch and Jumper Settings
September 2014
Altera Corporation
Cyclone V GT FPGA Development Kit
User Guide
shows the default switch and jumper settings for the bottom side of the
Cyclone V GT FPGA development board.
1
The following tables do not describe user DIP switches.
To restore the switches to the default settings, do the following:
1. Set the DIP switch bank (SW3) to match
and
.
Figure 4–2. Default Switch Settings on the Board Bottom
J17
C5_VCCIO_VAR
(Not installed = 2.5V)
1.2V
5
1
1
0
1.5V
1.8V
SW5
MSEL1 MSEL2 MSEL4 FAN
ON
1 2 3 4
Table 4–1. SW3 DIP Switch Settings (Part 1 of 2)
Switch
Board
Label
Function
Default
Position
1
PCIe_X1
Switch 1 has the following options:
■
ON (logical 0) = x1 presence detect is enabled.
■
OFF (logical 1) = x1 presence detect is disabled.
ON
2
PCIe_X4
Switch 2 has the following options:
■
ON (logical 0) = x4 presence detect is enabled.
■
OFF (logical 1) = x4 presence detect is disabled.
ON
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)